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Abstract
The commercial potential of SOLES (Silicon on Lattice-Engineered Substrate) is
investigated considering the competing technologies, competing market players and
market demands. Monolithic integration of Si devices with III-V electronic devices using
SOLES could be used to produce single chip wireless IC, catering the need of the most
prosperous consumer markets, the mobile phone market and the WLAN/WMAN/WWAN
wireless connectivity market. A cost model has been developed to justify the cost
effectiveness of single chip wireless IC. The commercial viability of SOLES is
commented based on these analyses.
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Introduction
Silicon dominates the semiconductor market due to its economies of scale and
high integration density of CMOS circuitry. Digital processing circuitry made of silicon
has low power consumption. These advantages make silicon an excellent choice for high
density low power consumption digital circuitry. Compound semiconductors are
relatively new materials in semiconductor industry. They come into play by offering
some unique properties which silicon could never outperform them, for examples, light
emitting properties, high electron mobility and excellent performance for high speed high
power applications. Both silicon and compound semiconductors play their significant
roles that could hardly be taken over by one another. This turns out to be the driving force
of heterointegration in the world of microelectronics.
Figure 1 The projected growth of total processed compound semiconductor wafer area up to year
2012 (Source: Compound Semiconductor Materials Report, Yole DNveloppement).
According to "Compound Semiconductor Materials Report" released in March
2008 by Yole Developpement, the revenue of compound semiconductor substrates was
$822 million in 2007 and it will hit $1 billion by 2010. Figure 1 shows the proportion of
compound semiconductor wafer area processed with reference to the total area of
semiconductor wafers overall. The growth of compound semiconductor sector is
projected to be faster than the silicon sector, attributed to the significant growth of
wireless communication sector. Compound semiconductor substrate will have close to
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1% of the total processed wafer area in 2012 if lower-cost and wider-diameter compound
semiconductor substrates are available.
Fitzgerald Group at MIT has proposed a solution for monolithic integration of
silicon and III-V compound semiconductor materials, using the Silicon on Lattice-
Engineered Substrate (SOLES) technique. This monolithic platform allows coplanar
integration of III-V devices and Si devices and it enables the realization of wider-
diameter compound semiconductor substrates with additional Si-based CMOS
functionalities.
In this report, a technology assessment of SOLES technique is carried out,
focusing on the electronic applications. The applications of SOLES in optoelectronics
sector will be addressed in another report. The discussion begins with a description of
SOLES technique. Subsequently, various markets which have the urge to monolithically
integrate Si CMOS with III-V electronics devices are identified. Finally, the viability of
commercialization is assessed, considering competing technologies, the market of each
application and the cost.
Technology Descriptions
A silicon on lattice-engineered substrate (SOLES) consists of a compositionally
graded Sil,-xGex buffer buried underneath a silicon-on-insulator (SOI) structure, on top of
a silicon substrate. ['l A schematic drawing of SOLES exposing both the silicon active
layer and the III-V active layer is shown in Figure 2. A SOLES substrate has a top layer
of silicon, which allows the fabrication of Si-based devices. Through etching, the Sil-xGex
graded buffers with Ge cap layer can be uncovered. The Sil-xGex graded buffers have
been proven to be a viable platform for fabrication of GaAs-based devices since Ge and
GaAs are closely lattice-matched. [2-101 In such a way, Si-based devices and GaAs-based
devices can be integrated on the same platform.
Figure 2 Schematic drawing of SOLES. (Not drawn to scale)
Figure 3 shows the fabrication steps of SOLES. Compositionally graded Sil-xGex
buffers were grown from pure Si to a Ge-rich alloy by ultra-high-vacuum chemical vapor
deposition (UHVCVD), followed by deposition of SiO 2 by low pressure chemical vapor
deposition (LPCVD) and chemical mechanical polishing (CMP) of SiO2 surface. This
handle wafer is then wafer bonded to a Si donor wafer with a thermal oxide layer on top
through SMARTCUT technique. Ell
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LPCVD $102
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Figure 3 Fabrication steps of SOLES. 'I
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Monolithic integration of Si CMOS with AlGalnP light-emitting diode (LED)
using SOLES platform has been demonstrated. ["I Figure 4 shows how the III-V-based
LED can be integrated with the Si-based transistors in close proximity.
CMOs LED
Transistor
Figure 4 Schematic of monolithic integration achieved using the SOLES substrate. II)
As noted in SOLES, III-V devices are grown on the SiGe compositional graded
buffer. High quality GaAs epitaxy with low dislocation density (-106/cm2) has been
fabricated on SiGe compositional graded buffer. [12] Researchers have progressively
demonstrated various III-V-based devices on the SiGe/Si platform since 2000. Figure 5
shows the milestone for III-V devices on SiGe/Si platform. [2-10] Single junction and dual
junction InGaP/GaAs solar cells have been fabricated on the platform and have total area
efficiency (TI) of -18%. Effort has been put in to improve solar cell efficiency, as well as
other parameters that indicate the performance of solar cells, such as open circuit voltage
(Voj), maximum short circuit current density (J8,) and fill factor (FF). [2,3] Many optical
devices, such as lasers, LED, and optical interconnects, have been demonstrated on the
SiGe/Si platform. However, the photoluminescence response and electroluminescence
response, in general, are less ideal as compared to optical devices rooting on III-V
substrate. In some cases, the total thickness of device layers is too large to avoid thermal
cracking. Rooms remain for these optical devices to be further improved. 14-8] As for the
monolithic integration of III-V electronics devices with Si CMOS, high gain HBT based
on A1GaAs/GaAs and InGaP/GaAs hetero-system have been reported. The fabrication of
HEMT and MESFET with less complicated structures is pretty optimistic, and they
should be able to be demonstrated in near future. [9, 10]
Figure 5 Milestone for III-V devices on SiGe/Si platform. 12-101
In conclusion, the demonstrated integration of III-V LED with Si CMOS can be
applied to III-V based electronic devices. III-V HBT and HEMT can be integrated with
Si CMOS in the same way.
Competing Technologies
Study of patent literature is important to understand the competition of monolithic
integration platform. Broadly speaking, the approaches for monolithic integration of III-
V on Si fall into two categories, (i) direct growth of III-V on Si, and (ii) growth of III-V
on Si using Ge intermediate layer.
Quite a number of patents regarding direct growth of III-V on Si have been filed
as shown in Table 1.
6,563,143 13 May STMicroelectron CMOS circuit of GaAs/Ge on Si substrate
2003 ics, Inc.
5,221,637 22 Jun Interuniversitair
1993 Micro
Elektronica
Centrum vzw
5,281,551 25 Jan Korea Institute
1994 of Science and
Technology
5,108,947 28 Apr AGFA-Gevaert
1992 N. V.
4,900,372 13 Feb Kopin
1990 Corporation
4,840,921 20 Jun NEC
1989 Corporation
4,699,688 13 Oct GTE
1987 Laboratories
Incorporated
Mesa release and deposition (MRD) method
for stress relief in heteroepitaxially grown
GaAs on Si
Method for delta-doping in GaAs epitaxial
layer grown on Si substrate by metal organic
chemical vapor deposition
Integration of GaAs on Si substrates
p/s: Deliberately introduce microcracks in
GaAs layer
III-V on Si heterostructure using a thermal
strain layer
Process for the growth of III-V group
compound semiconductor crystal on a Si
substrate
Method of epitaxially growing GaAs on Si
Growing of III-V epitaxy on Si is challenging due to the lattice mismatch and
thermal mismatch as depicted in Figure 6. These revealed growth techniques fail to
produce epitaxy of low dislocation density. In the attempt to lower the dislocation
density, an unreasonably thick buffer layer is used, which deteriorates the thermal
mismatch problem. Introduction of microcracks does help to mitigate the problem of
thermal mismatch; however, it does not reduce the misfit dislocations. Thus, patents in
the first category do not pose any threat to the commercialization of SOLES.
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Figure 6 Thermal expansion coefficient vs. lattice constant for semiconductors.
Since the direct growth of III-V on Si has not yielded any positive outcome, the
alternative of growing III-V on Si with an intermediate layer starts to attract attention.
SOLES technique belongs to the second category, growing of III-V on Si using a Ge
intermediate layer. Ge intermediate layer is an appealing choice for two obvious reasons.
Firstly, Ge can be deposited on Si through the growth of compositional graded SiGe
buffer or wafer bonding of SOI with GOI (germanium-on-insulator) or SGOI (silicon-
germanium-on-insulator). Secondly, Ge is lattice-matched with GaAs which allows the
deposition of various III-V materials. To systematically study the competition, the second
category shall be further subdivided into two parts, the growth of Ge on Si and the
growth of III-V on Ge.
There are several patents showing how Ge can be directly grown on Si as listed in
Table 2.
Table 2 List of stents re rai alrect th of Ge on Si.
3 Jan 2008 AmberWave
Systems
Corporation
25 Mar
2003
6,429,098 6 Aug
2002
France Telecom
France Td1lcom
5,397,736 14 Mar Max Planck-
1995 Gesellschaft zur
Foerderung der
Wissenschaften
5,326,716 5 Jul 1994 Max Planck-
Gesellschaft zur
Foerderung der
Wissenschaften
Lattice-mismatched semiconductor structures
and related methods for device fabrication
p/s: Make use of sidewall structures to trap
defects
Process for obtaining a layer of single-crystal
germanium on a substrate of single crystal
silicon, and products obtained
Process for obtaining a layer of single-crystal
germanium or silicon on a substrate of single-
crystal silicon or germanium, respectively,
and multilayer products obtained
Liquid epitaxial process for producing three-
dimensional semiconductor structures
Liquid phase epitaxial process for producing
three-dimensional semiconductor structures
by liquid phase epitaxy
Direct growth of Ge epitaxy on Si is hampered by the 3-D islanding nature of this
hetero-system. Beyond the critical thickness, Ge epitaxy evolves into 3-D islands to
relieve the stress built up. As these islands coalesce, defects are created. Techniques
listed in Table 2, in general, leads to Ge epitaxy of high dislocation density. The idea of
using sidewall structures to trap defects is effective to reduce dislocation density, but the
alignment issue during processing is challenging. Therefore, growth of Ge on Si is easier
to be done by using compositional graded SiGe buffer.
2008/0001169
6,537,370
-'' -'''
Massachusetts Institute of Technology and AmberWave Systems Corporation
have fully staked their claims in the patent space of compositional graded SiGe
techniques. Related patents are listed in Table 3.
Table 3 List of atents r rain com sitional raded SiGe owth techni ues.
7,368,308 6 May
2008
7,041,170 9 May
2006
6,927,147 9 Aug
2005
6,921,914 26 Jul
2005
6,876,010 5 Apr
2005
6,864,115
6,039,803
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2005
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Systems
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AmberWave
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Institute of
Technology
Massachusetts
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Technology
Massachusetts
Institute of
Technology
AmberWave
Systems
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21 Mar Massachusetts
2000 Institute of
Technology
Methods of fabricating semiconductor
heterostructures
Method of producing high quality relaxed
SiGe layers
Coplanar integration of lattice-mismatched
semiconductor with silicon via wafer bonding
virtual substrates
Process for producing semiconductor article
using graded epitaxial growth
Controlling threading dislocation densities in
Ge on Si using graded GeSi layers and
planarization
Low threading dislocation density relaxed
mismatched epilayers without high
temperature growth
Utilization of miscut substrates to improve
relaxed graded SiGe and Ge layers on Si
Other than using a SiGe graded buffer to grow Ge on Si, Ge can be integrated
with Si by wafer bonding an SOI wafer with an SGOI or GOI. Relevant patents are listed
in Table 4.
''' ' '~' ' ' I'
7,315,065 1 Jan 2008 International Method for fabricating SiGe-on-insulator
Business (SGOI) and Ge-on-insulator (GOI) substrates
Machines
Corporation
26 Jun International
2007 Business
Machines
Corporation
20 Jul
2004
Advanced Micro
Devices, Inc.
13 Jan AmberWave
2004 Systems
Corporation
Method of creating defect free high Ge
content (>25%) SiGe-on-insulator (SGOI)
substrates using wafer bonding techniques
Semiconductor-on-insulator (SOI) wafer
having a Si/SiGe/Si active layer and method
of fabrication using wafer bonding
Silicon wafer with embedded optoelectronic
material for monolithic OEIC
It is shown that growth of Ge on Si is feasible using a compositional graded SiGe
layer or an oxide layer. For Ge to be a viable choice of intermediate layer for monolithic
integration of Si and III-V, Ge-GaAs heterogeneous interface is the next issue. A few
patents illustrate that GaAs can be grown on top of Ge, as listed in Table 5. These patents
have very narrow claims and they are not critical for growing III-V epitaxy of good
quality.
5,308,444 3 May AT&T Bell Method of making semiconductor
1994 Laboratories heterostructures of GaAs on Ge
4,835,116 30 May Kopin Annealing method for III-V deposition
1989 Corporation
Fabrication of SOLES substrate has made use of several patented techniques, as
listed in Table 6. Therefore, in the process of commercialization, SOLES manufacturers shall
pay royalty to these assignees.
7,235,812
6,765,227
6,677,655
Table 6 List of atents related to fabrication of SOLES.
RietN. Die Asge ecD~in
7,368,308 6 May AmberWave
2008 Systems
Corporation
6,677,655 13 Jan AmberWave
2004 Systems
Corporation
6,039,803
5,374,564
21 Mar Massachusetts
2000 Institute of
Technology
20 Dec Commissariat A
1994 I'Energie
Atomique
Methods of fabricating semiconductor
heterostructures
Silicon wafer with embedded optoelectronic
material for monolithic OEIC
Utilization of miscut substrates to improve
relaxed graded SiGe and Ge layers on Si
Process for the production of thin
semiconductor material films
Competing techniques in forming device-quality heterogeneous interface between
III-V and Si have been addressed in the above discussion. Subsequently, various
competing monolithic integration solutions are discussed. There are several
configurations of integrating III-V on Si substrate. Table 7 shows two patented III-V on
Si monolithic integration solutions. Besides, there is another monolithic integration
configuration proposed by T. Akatsua et al. which has yet to be patented. [13]
7,259,084 21 Aug
2007
6,737,670 18 May
2004
National Chiao- Growth of GaAs epitaxial layers on Si
Tung University substrate by using a novel GeSi buffer layer
Massachusetts
Institute of
Technology
Semiconductor substrate structure
For SOLES to be commercialized, it has to compete with the three
abovementioned monolithic integration solutions. Figure 7 shows the comparison of
these four different techniques. The concerns of commercializing a monolithic platform
are: (i) ease of processing, (ii) economies of scale, and (iii) contamination issues.
I Oxide I
US patent no.: 7,259,084 US patent no.: 6,737,670
nvide I
Si
T. Akatsua et al.
Figure 7 Comparison of four monolithic integration solutions (not drawn to scale).
The height difference between Si active layer and GaAs active layer gives rise to
processing difficulties both in front-end and back-end. The occurrence of tiny III-V
extrusions throughout the wafer is a nuisance in wafer processing. It degrades the
resolution of lithography because depth-of-focus has to be maintained high enough for
the uneven surface. The SOLES is the only technique among the four which can integrate
both active layers of Si and GaAs with negligible height difference.
(3)
SOLES
nvirlim I
The main motivation of monolithic integration is to reproduce the large
economies of scale of Si platform. Integration techniques that fail to preserve the large
economies of scale would lose their competencies. Taking into account of this issue, the
technique proposed by T. Akatsua et al. that involves wafer bonding of Ge-on-insulator
and Si-on-insulator is inferior, because it is limited by the small size Ge wafer. However,
the transferable metamorphic Ge epitaxy has resolved this issue. Ge epitaxy can be
transferred from Si platform to form GOI of large wafer size.
Having Ge-terminated surface could be one of the hurdles for the industry to
adopt these monolithic integration solutions. Ge-terminated surface can be easily
oxidized to GeO 2 which is very volatile, causing contamination problems. A SOLES has
a Si-terminated surface, which distinguishes itself from the other Ge-terminated
platforms.
Among these monolithic integration solutions, SOLES turns out to be best choice
in terms of ease of processing, high production volume and low contamination.
Potential Applications
Potential applications of SOLES are a subset of all III-V compound
semiconductor applications. III-V compound semiconductors are used for wireless
communication, optical fiber communication, lighting and display, solar cells, optical
storage, instrumentation, optical interconnects and so on. From the list of applications,
one has to identify those applications for which integration of III-V-based devices and Si-
based devices is important.
A few areas
(i)
(ii)
(iii)
(iv)
of applications are shortlisted, namely,
wireless communication,
optical fiber communication,
optical storage and
optical interconnects.
In this project, only integration of electronics devices would be discussed. Optical
fiber communication, optical storage and optical interconnects, which are the photonics
applications of SOLES, would be addressed in another project. Thus, wireless
applications become the sole focus.
III-V compound semiconductors are suitable for wireless applications because
they have:
(i) high cut off frequency, fT (the frequency at which the short circuit current
gain becomes unity),
(ii) high maximum frequency of oscillation, fm (the frequency at which the
unilateral power gain becomes unity),
(iii) low minimum noise figure, NFwnn,
(iv) wide range of output power Pout and high output power density PDout at high
frequency regime.
For wireless applications, RF switches, transceivers and power amplifiers are
usually made out of compound semiconductor materials. However, these III-V
components do not work independently. They need to be supported by Si-based CMOS
circuitry for the purpose of internal signal processing.
The wireless communication industry is working hard on single chip solution. The
prospective advantage of single chip solution is not only the reduction in size, but also the
reduction in cost. Currently, the single chip solution is achieved by replacing the III-V-
based components with SiGe-based components. However, such single chip solution
solves only the short term problem. SiGe devices achieve high frequency performance
through scaling down and such small transistor can only drive small current. Excessive
scaling would end up with low power transistors which are completely useless.
Furthermore, SiGe HBTs are relatively noisy as compared to III-V HBTs. SiGe will lose
losing its market as wireless technology develops towards high power high frequency
applications. The SiGe-based RF components have approached their limits and could
hardly fulfill the stringent high frequency requirements. It is believed that III-V devices
would be the ultimate choice for these high frequency high power applications. The need
of single chip solution for III-V based RF components thus arises. The SOLES is the
answer to this single chip solution. Without a monolithic platform, IC chipsets for
wireless applications using III-V based RF components are in discrete packages. Given a
monolithic platform like SOLES, III-V based RF components can be integrated with Si-
based digital baseband and the single chip solution becomes possible.
In the context of wireless, it can be subdivided into the following applications:
* Mobile phone communication
* Wireless network
o Wireless local area network (WLAN)
o Wireless metropolitan area network (WMAN)
o Wireless wide area network (WWAN)
* Bluetooth*
* Global positioning system (GPS)
* Automotive radar
* Military applications
* Space applications
From the list of wireless applications, SOLES should focus on consumer
electronic products rather than high-end applications like automotive radar, military
applications and space applications. For these high-end applications, the production
volume is small and cost of chips is not important. Since commercialization of SOLES is
still at the beginning stage, more attention should be paid to applications that require
high-volume and low-cost. However, the potential of SOLES in these high-end markets
should not be underestimated. The SOLES offers performance advantages by simply
integrating all devices in a closer proximity, which allows the system to work at higher
power and faster speed. Thus, the use of SOLES in high-end applications is possible in
future.
Commercialization of SOLES should emphasize on those consumer electronic
products with very high demand and large market. According to the report of iSuppli
Corp., the sales of wireless chip grew by 7.6% to $29.5 billion in 2007 given that growth
rate of the overall chip market was only 3.3%. This is an indication of the prosperity of
wireless market. Commercialization of SOLES should focus on IC chips in consumer
electronic products, such as mobile phones, wireless network enabled devices,
Bluetooth® embedded products and GPS products, where cost and performance are
equally important. Among the abovementioned applications, mobile phone and wireless
network chips should be paid more attention to because they have the largest market
share and highest market growth rate. Approximately 986 million units of handsets were
sold in year 2006 and the number will continue soaring, as revealed by Plunkett Research,
Ltd. Statistics from Research and Markets Ltd has quantified the shipments of WiFi
chipsets. 140 million units of WiFi chipsets have been shipped in year 2005 and the
number is forecasted to reach 430 million in year 2009.
The use of SOLES in mobile phone and wireless network will be discussed. To
justify the need of SOLES in mobile phone IC chipsets, components in a mobile phone
have to be understood. A typical mobile phone has four types of components, namely
active components, passive components, structure components and functional
components. Passive components refer to capacitors, inductors and resistors whereas
structure components are the printed circuit boards (PCBs) and casing. Acoustic
component, vibrating motor, display, battery and antenna are grouped under the
functional components. The hardcore of a mobile phone lies on the active components,
which include digital baseband, analog baseband, memory, transceiver, power amplifier
and switches. Figure 8 shows a block diagram of a typical mobile phone. Front-end
modules, switches and power amplifiers are usually made of III-V whereas the digital
baseband and analog baseband are usually made of Si. Transceiver can be made of either
Si or III-V. The Si technology, particularly SiGe HBT, has tried hard to win over III-V
HBT in the game of power amplifier in mobile phone, but it failed. There are two
possible reasons behind this. Firstly, SiGe HBT is too noisy to maintain the voice quality
of mobile phone while working at frequency range of 400MHz to 1800MHz. Secondly,
the power delivered by high frequency SiGe HBT is too small to meet the desirable
working distance. The SOLES provides a platform for single-chip integration without
compromising the performance of each device.
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Figure 8 Mobile phone block diagram.
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Subsequently, the market of wireless network is studied. The wireless system
needs III-V to handle the high frequency high power applications and Si to handle the
logic processing. The current wireless solution stretches across a wide range of powers
and frequencies, as shown in Figure 9. The increasing importance of WiFi and WiMax
(Worldwide Interoperability for Microwave Access) shows that short-distance optical-
fiber-free data transfer is gaining its importance. According to the IEEE (Institute of
Electrical and Electronics Engineers, Inc) standard, WLAN 802.11 WiFi technologies
have several subgroups, 802.1 la/b/g/n. They differ in frequency (2.4GHz or 5GHz) and
maximum data transfer rate (11Mbps or 54Mbps). In Europe, HiperLAN2 standard set by
ESTI (European Telecommunications Standards Institute), which is similar to the IEEE's
802.1 la, is in use. The connectivity remains functional if it is within the range of the
wireless access point, which is not more than 300 feet (95 meter). WiFi is now embedded
in more and more electronic products, besides wireless routers, WiFi chips are found in
mobile phones, TV sets, game consoles, printers, and home stereos. Beyond WiFi,
WiMAX (WMAN 802.16 IEEE standard or HiperWAN ESTI standard) which works at
frequency range of 2 to 11 GHz is the emerging technology. It provides connectivity in a
larger geographic area than Wi-Fi. Various cities, including Tokyo, Amsterdam, Paris,
Philadelphia, have embarked on projects to create "Metro WiFi". The market is pushing
for an optical-fiber-free connectivity that has a working range long enough to serve the
whole city. Currently, single chip WiFi solution is available for certain applications.
Front-end modules and power amplifiers of single chip WiFi are made of SiGe devices.
Unlike the mobile phone, the role of III-V is taken over, possibly because WiFi has a
shorter working range that makes the RF requirements less stringent. Nevertheless, SiGe-
enabled single chip solution may not be useful as the technology moves towards higher
frequency higher power applications. Therefore, SOLES could be more useful for
WWAN applications.
Output Power (dBm) (Source: IEEE 802 Plenary, 2007)
3.3 3.8 4.7 4.9 5,.1 6.2 5.3 5.47 5.7
Frequency (GHz)
Figure 9 Range of powers and frequencies for wireless applications.
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Supply Chain Analysis
The wireless IC supply chain for consumer electronics products, for instances,
mobile phones, WiFi devices, and WiMax devices is discussed in this chapter. As
mentioned in the previous chapter, wireless IC chipsets have several important active
components, such as baseband, transceiver, power amplifier, and memory. Each of them
is supplied by different vendors.
The mobile phone IC chip makers are tabulated in Table 8. Baseband chip are the
priciest items in mobile phone IC chipsets as it carries the highest technical content.
Texas Instruments (TI), the main baseband supplier for Nokia and Sony Ericsson, has
been the leader in baseband chips for years. Recently, its leading position has been taken
over by Qualcomm as reported by iSuppli Corp in May 2008. In order to reduce the
number of IC packages in mobile phones, transceiver chip has been integrated with
baseband chip, on the Si platform. Integration of transceiver with baseband has put
Qualcomm in an advantageous position due to its monopoly power in CDMA transceiver.
Memory chip, which is the second most expensive item in mobile phone, is mainly
supplied by Spansion, Samsung and Toshiba. Among the big three, Spansion has the
largest market share as it nearly monopolizes memory chips supply of low-end mobile
phones. RFMD and Skyworks are the major power amplifier suppliers. A power
amplifier is perhaps the most important component of a mobile phone as it determines the
call quality, signal receiving ability, battery life and other essential aspects. Fabrication of
the current GaAs-based power amplifiers is very cost-effective, leading to very high
gross profit margin. Therefore, Si-based power amplifiers can hardly defeat GaAs power
amplifiers in terms of cost and performance.
Table 8 Mobile phone chip makers.
B asban Y~eorrPowrA mQ-tr Trnscive
Spansion
Samsung
Toshiba
STMicroelectronics
Intel
Elpida
Winbond
Etron
ESMT
RFMD
Skyworks
Renesas
Freescale
NXP
Avago
Triquint
Anadigics
Qualcomm
STMicroelectronics
Infineon
TI
Renesas
RFMD
Skyworks
The competition among WiFi IC suppliers is more intense. WiFi IC chipsets
embedded in different electronic products have to meet different specifications. Hence,
WiFi IC suppliers have to come out with completely distinct system designs to cater to
different needs. Broadcom, Intel, Atheros and Marvell are leaders of WiFi chips, who
have successfully introduced single chip WiFi to the market. Their market share is shown
in Figure 10. For non-single-chip WiFi solution, power amplifiers, memory and other
chips are present in the system, like the case of mobile phone.
Figure 10 Worldwide WiFi chip market share in 2006.
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A WiMax system consists of two parts, a WiMax tower and a WiMax receiver.
WiMax wireless network is still in the introductory phase where the companies involved
are mainly new start-ups or young enterprises. Consider IC for a WiMax system,
baseband chipset and RF chipset are the most essential building blocks. Intel, Sequans,
Picochip, Wavesat Wireless and Fujitsu Microelectronics America (FMA) are the major
WiMax baseband chipset suppliers; whereas Sierra Monolithics, SiGe Semiconductor,
Analog Devices (ADI), RF Magic are the major WiMax RF chipset suppliers. These
chipmakers supply chips to WiMax manufacturers, such as Mitsumi, to set up the WiMax
tower or to incorporate chipset in a WiMax enabled device.
In a simplistic view, the supply chain of wireless IC can be represented by Figure
11. As noted, there are two scenarios, depend on whether the IC is built on pure Si
platform or two separated platform of Si and III-V. For wireless IC in mobile phone, the
supply chain follows Figure 1 (a). It involves two materials system, silicon and III-V.
Silicon and III-V wafers are processed into chips by different manufacturers. The
packaged chips, together with other passive components and structural components, are
assembled. For WiFi and WiMax, the choice of RF components, either III-V-based RF or
SiGe-based RF, determines the supply chain. For single chip WiFi and pure Si-based
WiFi/WiMax modules, the supply chain is as shown in Figure 1 l(b).
Figure 11 Supply Chain of Wireless IC.
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By introducing SOLES into the supply chain, the chip manufacturers would
fabricate Si-based devices and III-V-based devices on SOLES instead of Si wafers or III-
V wafers. With a monolithic SOLES platform, every individual chip contains both Si and
III-V devices. A modified supply chain is shown in Figure 12.
Figure 12 Modified Supply Chain.
SOLES substrates will affect the current wafer supply. Fabrication of SOLES
requires Si wafers, which are supplied by Shin-Etsu, Sumco, Siltronic and MEMC. The
introduction of SOLES IC chips eliminates the use of III-V wafers. III-V wafer suppliers
like Wafer Technology, RFMD, AXT, InPACT, Nikko Materials USA and Sumitomo
Electric will be affected.
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Cost Analysis
In this chapter, a cost analysis will be carried out for SOLES single chip solution
and wireless IC chipset in discrete packages.
Switching from discrete packages to SOLES single chip solution can reduce the
production cost significantly by eliminating the need of packaging individual III-V and Si
chips. Packaging cost is a big part of the overall cost, ranging from 20% to 80%.
Moreover, SOLES has avoided the use of expensive III-V wafers. Instead, it makes use
of two cheap silicon wafers. Combining two or more chips into one, a reduction in total
chip size is possible by reducing the number of I/O pin counts. The use of bigger wafers
and the reduction in chip size yield more chips per wafer, leading to cost reduction. The
device fabrication cost could be lowered further by reducing the number of masks.
However, the fabrication cost of a SOLES substrate has to be considered. Cost of wafer
bonding and cost of growing SiGe graded buffer have to be accounted for. Since the
chips on SOLES substrate have high IC complexity, lower yield is expected.
To quantify the abovementioned qualitative cost advantages and disadvantages of
SOLES, a cost model has been developed. Consider an IC chipset in a mobile phone or in
a WLAN/WMAN/WWAN device, the unit costs of both cases are compared. To simplify
the discussion, it is assumed that the discrete package IC chipset consists of one Si chip
and one GaAs chip, and using a SOLES substrate, the two chips are integrated as one.
There are three important cost components, the wafer fabrication cost, packaging cost and
testing cost. The cost model approximates that each of these components is one third of
the total cost. The fabrication cost per wafer is estimated by considering the average cost
per mask. The number of masks can vary depending on the complexity of the system.
The cost per chip is obtained by dividing the cost per wafer by the number of chips in a
wafer. Therefore, the cost of an IC chip is closely related the chip size.
There are a few important factors that determine if switching to SOLES platform
is beneficial. These factors are percentage of GaAs and Si, area of chip, number of masks,
and yield.
Comparing the wafer cost per unit area, GaAs wafers are expensive whereas Si
wafers are very cheap. SOLES wafers are 5 times more expensive than Si wafers but 40%
cheaper than GaAs wafers as shown in Table 9. Consider a system with high GaAs
percentage, using SOLES wafers is likely to result in cost saving, but it may not happen
for the case of low GaAs percentage. As the working frequencies are stretched to a higher
range, SiGe HBTs are very likely to be replaced by GaAs HBTs or HEMTs, resulting in
system of high GaAs percentage. However, the trend of consumer electronic market is to
make the products multi-functional. As other functions such as camera, radio, Bluetooth
and GPS are integrated into a mobile phone, the microprocessor which is usually made of
Si becomes more complex. It would possibly increase the percentage of Si in the system.
Thus, percentage of GaAs and Si is strongly dependent on performance specifications
and extra functions integrated in wireless products.
6" GaAs wafer $200.00 $11.32
12" SOLES wafer $480.00 $6.79
Chip area is another important factor to be considered. The comparative cost of
SOLES IC chip is strongly related to the area reduction that could be achieved while
switching from discrete packages to single chip solution. This is a circuit design issue.
Usually, a chip area reduction of 5-30% is possible for integrating two chips into one. A
single chip solution with larger chip area reduction will result in higher cost saving.
The number of masks is one of the key cost indicators. Si CMOS technology
usually requires 30-40 masks whereas the GaAs HBT technology needs 20-30 masks.
Masking levels of a single chip SOLES IC are anticipated to be lower, around 40-55
masks. The more the reduction of masks, more cost will be saved.
Process optimization is also important in determining the cost of an IC chipset.
The throughput yield for a high complexity IC chip is usually lower. Yield degrades
when switching to SOLES single chip solution. Thus, cost is increased.
A set of variables is input into the cost model, as shown in Table 10. From the
cost model, the cost of a SOLES IC chip is not much different from the cost of a
conventional IC chipsets in discrete packages. The 0.06% difference seems to be
insignificant. However, it does not imply that SOLES could not penetrate into the market.
The single chip SOLES poses an advantage in PCB assembly. Since the number of
packages has been reduced, the cost of alignment can be brought down significantly. This
cost saving is enjoyed by customers but it is not captured in this cost model.
GaAs chip
Chip area=
Wafer size (4", 6", 8")=
Feature size(180, 130, 90nm) =
Wafer area=
No. of chip/wafer=
Wafer cost=
No. of masks =
Fabrication cost/mask=
Fabrication cost=
Packaging cost=
Testing cost=
Yield=
Total cost/wafer=
Unit cost=
Si chip
Chip area =
Wafer size (8",12",18")=
Feature size(65, 45, 32nm)=
Wafer area=
No. of chip/wafer=
Wafer cost=
No. of masks =
Fabrication cost/mask=
Fabrication cost=
Packaging cost=
Testing cost=
Yield =
Total cost/wafer=
Unit cost=
35
6
180
17671.46
504
200.00
25
45.00
1125.00
1125.00
1125.00
0.85
3575.00
8.35
45
12
65
70685.83
1570
90.00
36
90.00
3240.00
3240.00
3240.00
0.95
9810.00
6.58
GaAs chip + Si chip
Total unit cost=
mm2
inch
nm
mm2
units
$
units
$S
$
$
$
$S
$
mm2
inch
nm
mm2
units
$
units
$
$
$
$
SOLES chip
Area reduction =
Chip area =
Wafer size (8",12", 18")=
Wafer area =
No. of chip/wafer=
Pre-wafer bonding cost=
Wafer bonding cost =
Wafer cost=
No. of masks=
Fabrication cost/mask=
Fabrication cost=
Packaging cost=
Testing cost =
Yield degradation=
Yield=
Total cost/wafer=
Unit cost-=
Conclusion
(Discrete packages) Cost=
(SOLES single chip) Cost =
%Cost saving=
14.92 S
0.20
64
12
70685.83
1104
150.00
150.00
180.00
54
75.00
4050.00
4050.00
4050.00
0.05
0.77
12630.00
mm2
inch
mm2
units
$
$
$
units
$
$
$
$
$
14.91 $
14.92
14.91
0.06%
Business Strategy
There are two common ways to start-up a new technology-based company. One
can either sell the license to incumbent manufacturers or set up a plant to manufacture
products. The two possibilities will be discussed respectively.
Considering the first scenario, licensing of SOLES technique to the existing
manufacturers is not really feasible. Neither the Si-based device manufacturers nor the
III-V-based device manufacturers would buy the license. Their research team will look
for alternatives to get around the SOLES technique.
The second scenario is to set up a plant to produce Si-based devices and III-V
based devices on SOLES platform. This involves very high investment in equipments.
Furthermore, fabrication techniques of Si and III-V devices are intellectual property of
existing chip makers. Thus, it is not advisable to invest in a production line.
In view of the above issues with licensing the technology and setting up
production line for SOLES chips, a relatively new business concept, the virtual vertical
integration model is introduced. It is a fabless company that holds the license of
technology. Through establishing partnership with one or more companies with required
production capacities, it fills up the gap between segments of supply chain.
To fit the virtual vertical integration model into the context of SOLES, the new
start-up company shall approach Si-based device manufacturers and III-V-based device
manufacturers to seek for partnership. With their fabrication facilities, the company can
produce SOLES wafers, monolithically integrate all devices on SOLES wafers, package
the SOLES chips and sell them to customers.
SOLES chips have the potential to gain a substantial market share, by claiming
that they could reduce the assembly cost significantly. Such cost advantage is very
attractive from the perspective of a customer. The development of WiFi multi-packages
IC chipsets into the current single-chip WiFi IC is a piece of concrete evidence showing
that replacing a multi-package chipset with single chip IC solution is cost-effective and
feasible.
Conclusions
III-V electronic devices, the HBTs have been demonstrated on SiGe/Si platform.
The device fabrication techniques should be able to apply to SOLES platform without
much technical barriers. Given the hypothetical scenario that III-V HBTs or HEMTs
could be integrated with Si CMOS on SOLES platform, the commercialization potential
of SOLES substrate is studied.
There exists opportunities for SOLES in the wireless market, especially in the
mobile phone market and in the wireless network market. SOLES chips enable the
monolithic integration of III-V devices and Si devices which is revolutionary for wireless
IC chipsets.
The technical competition in providing monolithic integration solutions and the
market competition among players in the supply chain are analysed. In comparison with
other monolithic platforms, the SOLES monolithic platform appears to be the best
candidate as of now. On the other hand, players in the supply chain are interacting very
competitively. Their technology power determines their market share and rankings.
The cost effectiveness of SOLES IC chip is investigated by developing a simple
cost model. The cost model shows that SOLES may not be able to reduce cost of chips to
a large extent. However, its potential to reduce the assembly cost would be appreciated
by customers, such as mobile phone manufacturers and wireless network device
manufacturers. Therefore, the possibility for SOLES to grab a pie in the market is
optimistic.
Establishing partnerships with the current chip makers is important in the
commercialization of SOLES. As justified previously, it would be more feasible for the
new start-up to partner with existing manufacturers and start producing SOLES chips
using their production facilities.
In short, there are two immediate issues need to be resolved for SOLES to be
commercialized:
(1) More engineering research needs to be carried out to optimize the
performance of devices on SOLES platform, and to demonstrate a good
single-chip SOLES wireless IC design.
(2) Joint effort from partners in the early stage of commercialization is
incredibly important. Partnerships shall be established as soon as possible
so that the customers could be identified and design effort could be more
directional.
Having addressed the two issues mentioned above, the SOLES technique is ready
for near term commercialization.
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Appendix 1 Relevant Patents
(Sorted by decreasing patent number)
* SOLES fabrication related patents (important claims are included)
Metnoas of tabricating semiconductor heterostructures
Dislocation pile-ups in compositionally graded semiconductor layers are reduced or
eliminated, thereby leading to increased semiconductor device yield and
manufacturability. This is accomplished by introducing a semiconductor layer having a
plurality of threading dislocations distributed substantially uniformly across its surface as
a starting layer and/or at least one intermediate layer during growth and relaxation of the
compositionally graded layer. The semiconductor layer may include a seed layer disposed
proximal to the surface of the semiconductor layer and having the threading dislocations
uniformly distributed therein.
Important claims:
1. A method of forming a relaxed graded semiconductor layer on a substrate, the
method comprising the steps of: providing a semiconductor substrate; and
epitaxially growing over the semiconductor substrate a relaxed graded layer
comprising a first material and a second semiconductor material, with increasing
content of the second semiconductor material at a grading rate exceeding about
25% per micrometer to a final composition having a content of the second
semiconductor material ranging from greater than 0% to 100% and a threading
dislocation density not exceeding about 107/cm2.
2. The method of claim I wherein the relaxed graded layer has a dislocation pile-up
density not exceeding about 20/cm.
3. The method of claim 1 wherein the relaxed graded layer has a dislocation pile-up
density not exceeding about 1/cm.
4. The method of claim 1 wherein the relaxed graded layer has a dislocation pile-up
density not exceeding about 0.01/cm.
5. The method of claim 1 wherein the grading rate is at least 30% of the second
semiconductor material per micrometer.
6. The method of claim 1 wherein the grading rate is at least 40% of the second
semiconductor material per micrometer.
7. The method of claim 1 wherein the epitaxial growth occurs at a temperature
ranging from about 600' C. to about 1200' C.
slug 2 a VaXMV1r -ussuxUs 1GU0If RHU %-TC-UVIIIIISUIRLUaT (k11)
substrates
A method for fabricating germanium-on-insulator (GOI) substrate materials, the GOI
substrate materials produced by the method and various structures that can include at
least the GOI substrate materials of the present invention are provided. The GOI substrate
material include at least a substrate, a buried insulator layer located atop the substrate,
and a Ge-containing layer, preferably pure Ge, located atop the buried insulator layer. In
the GOI substrate materials of the present invention, the Ge-containing layer may also be
referred to as the GOI film. The GOI film is the layer of the inventive substrate material
in which devices can be formed.
This invention provides a process for growing Ge epitaxial layers on Si substrate by using
ultra-high vacuum chemical vapor deposition (UHVCVD), and subsequently growing a
GaAs layer on Ge film of the surface of said Ge epitaxial layers by using metal organic
chemical vapor deposition (MOCVD). The process comprises steps of, firstly, pre-
cleaning a silicon wafer in a standard cleaning procedure, dipping it with HF solution and
prebaking to remove its native oxide layer. Then, growing a high Ge-composition
epitaxial layer, such as Sio.iGeo. 9 in a thickness of 0.8 pm on said Si substrate by using
ultra-high vacuum chemical vapor deposition under certain conditions is demonstrated.
Thus, many dislocations are generated and located near the interface and in the low of
part of Siol.Geo.9 due to the large mismatch between this layer and Si substrate.
Furthermore, a subsequent 0.8 pm Sio.osGe0.95 layer, and/or optionally a further 0.8 pm
Sio.02Geo. 98 layer, are grown. They form strained interfaces of said layers can bend and
terminate the propagated upward dislocation very effectively. Therefore, a film of pure
Ge is grown on the surface of said epitaxial layers. Finally, a GaAs epitaxial layer is
grown on said Ge film by using MOCVD.
isetnuu or creaung aerect iree nign tie content (>z5/Yo) biUe-on-insulator (SGUI)
substrates using wafer bonding techniques
A method for achieving a substantially defect free SGOI substrate which includes a SiGe
layer that has a high Ge content of greater than about 25 atomic % using a low
temperature wafer bonding technique is described. The wafer bonding process described
in the present application includes an initial prebonding annealing step that is capable of
forming a bonding interface comprising elements of Si, Ge and 0, i.e., interfacial SiGeO
layer, between a SiGe layer and a low temperature oxide layer. The present invention also
provides the SGOI substrate and structure that contains the same.
Iacutuou ui p ouuuwug ulgul quality reTrlaxeu 3ie Iayers
A method for minimizing particle generation during deposition of a graded Sil.xGex layer
on a semiconductor material includes providing a substrate in an atmosphere including a
Si precursor and a Ge precursor, wherein the Ge precursor has a decomposition
temperature greater than germane, and depositing the graded Sil.xGex layer having a final
Ge content of greater than about 0.15 and a particle density of less than about 0.3
particles/cm 2 on the substrate.
Coplanar integration of lattice-mismatched semiconductor with silicon via wafer
bonding virtual substrates
A method of bonding lattice-mismatched semiconductors is provided. The method
includes forming a Ge-based virtual substrate and depositing on the virtual substrate a
CMP layer that forms a planarized virtual substrate. Also, the method includes bonding a
Si substrate to the planarized virtual substrate and performing layer exfoliation on
selective layers of the planarized virtual substrate producing a damaged layer of Ge.
Furthermore, the method includes removing the damaged layer of Ge.
Process for producing semiconductor article using graded epitaxial growth
It is a process for producing monocrystalline semiconductor layers. In an exemplary
embodiment, a graded Sil-.Gex (x increases from 0 to y) is deposited on a first silicon
substrate, followed by deposition of a relaxed Sil-yGey layer, a thin strained Sil.zGez layer
and another relaxed Sil-yGey layer. Hydrogen ions are then introduced into the strained
SizGez layer. The relaxed Sil-yGey layer is bonded to a second oxidized substrate. An
annealing treatment splits the bonded pair at the strained Si layer, such that the second
relaxed Sil.yGey layer remains on the second substrate. In another exemplary embodiment,
a graded Silx-Ge, is deposited on a first silicon substrate, where the Ge concentration x is
increased from 0 to 1. Then a relaxed GaAs layer is deposited on the relaxed Ge buffer.
As the lattice constant of GaAs is close to that of Ge, GaAs has high quality with limited
dislocation defects. Hydrogen ions are introduced into the relaxed GaAs layer at the
selected depth. The relaxed GaAs layer is bonded to a second oxidized substrate. An
annealing treatment splits the bonded pair at the hydrogen ion rich layer, such that the
upper portion of relaxed GaAs layer remains on the second substrate.
uontrouing mnreaalng alslocation densities in Ge on Si using graded GeSi layers and
planarization
A semiconductor structure including a semiconductor substrate, at least one first
crystalline epitaxial layer on the substrate, the first layer having a surface which is
planarized, and at least one second crystalline epitaxial layer on the at least one first layer.
In another embodiment of the invention there is provided a semiconductor structure
including a silicon substrate, and a GeSi graded region grown on the silicon substrate,
compressive strain being incorporated in the graded region to offset the tensile strain that
is incorporated during thermal processing. In yet another embodiment of the invention
there is provided a semiconductor structure including a semiconductor substrate, a first
layer having a graded region grown on the substrate, compressive strain being
incorporated in the graded region to offset the tensile strain that is incorporated during
thermal processing, the first layer having a surface which is planarized, and a second
layer provided on the first layer. In still another embodiment of the invention there is
provided a method of fabricating a semiconductor structure including providing a
semiconductor substrate, providing at least one first crystalline epitaxial layer on the
substrate, and planarizing the surface of the first layer.
Low mnreauang uistocation aensity relaxed mismatched epilayers without high
temperature growth
A semiconductor structure and method of processing same including a substrate, a lattice-
mismatched first layer deposited on the substrate and annealed at a temperature greater
than 1000 C. above the deposition temperature, and a second layer deposited on the first
layer with a greater lattice mismatch to the substrate than the first semiconductor layer. In
another embodiment there is provided a semiconductor graded composition layer
structure on a semiconductor substrate and a method of processing same including a
semiconductor substrate, a first semiconductor layer having a series of lattice-
mismatched semiconductor layers deposited on the substrate and annealed at a
temperature greater than 1000 C. above the deposition temperature, a second
semiconductor layer deposited on the first semiconductor layer with a greater lattice
mismatch to the substrate than the first semiconductor layer, and annealed at a
temperature greater than 1000 C. above the deposition temperature of the second
semiconductor layer.
method of fabrication using wafer bonding
It is a semiconductor-on-insulator (SOI) wafer. The wafer includes a silicon substrate, a
buried oxide (BOX) layer disposed on the substrate, and an active layer disposed on the
box layer. The active layer has an upper silicon layer disposed on a silicon-germanium
layer. The silicon-germanium layer is disposed on a lower silicon layer. The silicon-
germanium of the silicon-germanium layer is strained silicon-germanium and is about
200 A to about 400 A thick.
bemiconauctor sunstrate structure
It is a process for producing monocrystalline semiconductor layers. In an exemplary
embodiment, a graded Sil-xGex (x increases from 0 to y) is deposited on a first silicon
substrate, followed by deposition of a relaxed Sil-yGey layer, a thin strained Sil-zGez
layer and another relaxed Sil-yGey layer. Hydrogen ions are then introduced into the
strained SizGez layer. The relaxed Sil-yGey layer is bonded to a second oxidized substrate.
An annealing treatment splits the bonded pair at the strained Si layer, such that the second
relaxed Sil-yGey layer remains on the second substrate. In another exemplary
embodiment, a graded Sil-xGex is deposited on a first silicon substrate, where the Ge
concentration x is increased from 0 to 1. Then a relaxed GaAs layer is deposited on the
relaxed Ge buffer. As the lattice constant of GaAs is close to that of Ge, GaAs has high
quality with limited dislocation defects. Hydrogen ions are introduced into the relaxed
GaAs layer at the selected depth. The relaxed GaAs layer is bonded to a second oxidized
substrate. An annealing treatment splits the bonded pair at the hydrogen ion rich layer,
such that the upper portion of relaxed GaAs layer remains on the second substrate.
A structure with an optically active layer embedded in a Si wafer, such that the outermost
epitaxial layer exposed to the CMOS processing equipment is always Si or another
CMOS-compatible material such as SiO2. Since the optoelectronic layer is completely
surrounded by Si, the wafer is fully compatible with standard Si CMOS manufacturing.
For wavelengths of light longer than the bandgap of Si (1.1 pm), Si is completely
transparent and therefore optical signals can be transmitted between the embedded
optoelectronic layer and an external waveguide using either normal incidence (through
the Si substrate or top Si cap layer) or in-plane incidence (edge coupling).
Important claims:
1. An semiconductor heterostructure comprising: a Si substrate; an optically active
semiconductor device on said substrate, said optically active semiconductor
device comprising at least one layer lattice-mismatched with respect to said
substrate and substantially relaxed; and a cap layer on said optically active
semiconductor device, said cap layer comprising Si.
2. The semiconductor heterostructure of claim 1, wherein said optically active
semiconductor device comprises a laser or light emitting diode.
3. The semiconductor heterostructure of claim 1, wherein said optically active
semiconductor device comprises a photodetector.
4. The semiconductor heterostructure of claim 1, wherein said optically active
semiconductor device comprises an optical modulator.
AivivD Lrcut o 01 tvAS/ICe on 31 bUDstrate
A GaAs/Ge on Si CMOS integrated circuit is formed to improve transistor switching
(propagation) delay by taking advantage of the high electron mobility for GaAs in the N-
channel device and the high hole mobility for Ge in the p-channel device. A semi-
insulating (undoped) layer of GaAs is formed over a silicon base to provide a buffer layer
eliminating the possibility of latch-up. GaAs and Ge wells are then formed over the semi-
insulating GaAs layer, electrically isolated by standard thermal oxide and/or flowable
oxide (HSQ). N-channel MOS devices and P-channel MOS devices are formed in the
GaAs and Ge wells, respectively, and interconnected to form the integrated circuit. Gate
electrode for devices in both wells may be polysilicon, while the gate oxide is preferably
gallium oxide for the N-channel devices and silicon dioxide for the P-channel devices.
Minimum device feature sizes may be 0.5 pmn to avoid hot carrier degradation while still
achieving performance increases over 0.18 pm silicon-only CMOS integrated circuits.
rrocess ior ooraining a iayer or single-crystal germanium on a substrate of single
crystal silicon, and products obtained
The invention concerns a method which consists in: (a) stabilization of the
monocrystalline silicon substrate temperature at a first predetermined temperature TI of
400 to 5000 C.; (b) chemical vapour deposition (CVD) of germanium at said first
predetermined temperature T1 until a base germanium layer is formed on the substrate,
with a predetermined thickness less than the desired final thickness; (c) increasing the
CVD temperature from said first predetermined temperature TI up to a second
predetermined temperature T2 of 750 to 850' C; and (d) carrying on with CVD of
germanium at said second predetermined temperature T2 until the desired final thickness
for the monocrystalline germanium final layer is obtained. The invention is useful for
making semiconductor devices.
rrocess ior orainilng a iayer or single-crystal germanium or silicon on a substrate of
single-crystal silicon or germanium, respectively, and multilayer products obtained
The process consists in depositing, by chemical vapour deposition using a mixture of
silicon and germanium precursor gases, a single-crystal layer of silicon or germanium on
a germanium or silicon substrate by decreasing or increasing the temperature in the range
800-450' C. and at the same time by increasing the Si/Ge or Ge/Si weight ratio from 0 to
100% in the precursor gas mixture, respectively.
Utilization of miscut substrates to improve relaxed graded SiGe and Ge layers on Si
A method of processing semiconductor materials, including providing a monocrystalline
silicon substrate having a (001) crystallographic surface orientation; off-cutting the
substrate to an orientation from about 20 to about 60 offset towards the [110] direction;
and epitaxially growing a relaxed graded layer of a crystalline GeSi on the substrate. A
semiconductor structure including a monocrystalline silicon substrate having a (001)
crystallographic surface orientation, the substrate being off-cut to an orientation from
about 20 to about 6° offset towards the [110] direction; and a relaxed graded layer of a
crystalline GeSi which is epitaxially grown on the substrate.
Important claims:
1. A method of processing semiconductor materials, comprising:
a) providing a monocrystalline substrate of a first semiconductor material having an
orientation from 10 to about 80 offset from the [001] direction; and
b) epitaxially growing a relaxed graded layer of a crystalline second semiconductor
material on said substrate, said second semiconductor material including at least
said first semiconductor material, and thus forming a semiconductor surface of the
relaxed graded layer that has a dislocation pile-up density less than 60 per
centimeter, and a threading dislocation density lower than 3x 106 cm-2 and a root-
mean square surface roughness of less than 20 nm.
2. The method of claim 1 further comprising epitaxially growing a layer of a third
semiconductor material on said graded layer.
3. The method of claim 1, wherein said first semiconductor material comprises
silicon.
4. The method of claim 1, wherein said second semiconductor material comprises
GeSi.
Liquid epitaxial process for producing three-dimensional semiconductor structures
By a liquid epitaxial process monocrystalline semiconductor layers are produced having a
high degree of crystal perfection in a multi-layer arrangement on intermediate layers of
an insulating material and/or carbone and/or metal, in order to produce three-dimensional
semiconductor structures which offer low mechanical stresses and load-bearing densities
of between 1014 and 1021 per cm3. Very low manufacturing temperatures can be used, for
example between 3000 and 900' C. The seeding for each epitaxial layer is performed in
the openings of the intermediate layer where a monocrystalline material is located in a
free state. From these openings, the lateral and monocrystalline growth of the
intermediate layers takes place. The repeated application of the liquid epitaxial process
described allows three-dimensional integration in monocrystalline multilayer structures
which are extremely devoid of defects.
It describes a process for the preparation of thin monocrystalline or polycrystalline
semiconductor material films. The first stage: ion implantation to create a layer of
gaseous microbubbles. The second stage: intimately contacting the planar face of the
wafer with a stiffener material layer. The third stage: Heat treatment.
Important claims:
1. Process for the preparation of thin semiconductor material films, wherein the
process comprises subjecting a semiconductor material wafer having a planar face
and whose plane, is substantially parallel to a principal crystallographic plane, to
the three following stages:
a) a first stage of implantation by ion bombardment of the face of said wafer by
means of ions creating in the volume of said wafer at a depth close to the average
penetration depth of said ions, a layer of gaseous microbubbles defining in the
volume of said wafer a lower region constituting a majority of the substrate and an
upper region constituting the thin film, the ions being chosen from among
hydrogen gas ions or rare gas ions and the temperature of the wafer during
implantation being kept below the temperature at which the gas produced by the
implanted ions can escape from the semiconductor by diffusion,
b) a second stage of intimately contacting the planar face of said wafer with a
stiffener constituted by at least one rigid material layer,
c) a third stage of thermally treating the assembly of said wafer and said stiffener at
a temperature above that at which the ion bombardment takes place and adequate
to create by a crystalline rearrangement effect in the wafer and a pressure effect in
the microbubbles, a separation between the thin film and the majority of the
substrate, the stiffener and the planar face of the wafer being kept in intimate
contact during said stage.
2. Process for the preparation of thin films according to claim 1, wherein the stage of
implanting ions in the semiconductor material takes place through one or more
layers of materials having a nature and thickness such that they can be traversed
by the ions.
3. Process for the production of thin films according to claim 1, wherein the
semiconductor comprises a group IV material.
structures by liquid phase epitaxy
The present invention relates to a new application of the liquid epitaxial method,
especially the manufacturing of epitaxial monocrystalline semiconductor layers having
high crystalline perfection in multi-layer arrangements on an intermediate layer of an
insulating material and/or carbon and/or metal for the manufacturing of a three-
dimensional semi-conductor structure, in which low mechanical stresses are present and
the charge carrier capacity is available between 1014 and 1021 per cubic centimeter,
wherein very low process temperatures can be used, namely between 3000 and 9000 C.
The seeding for the epitaxial layer is performed in openings made in the intermediate
layer, wherein the monocrystalline material is exposed. From the openings the
intermediate layers become overgrown laterally and in a monocrystalline fashion. The
repeated application of the liquid epitaxy in the described fashion will permit a three-
dimensional integration in monocrystalline multi-layer structures which are extremely
devoid of defects.
Method of making semiconductor heterostructures of GaAs on Ge
The invention is predicated upon the discovery by applicants that exposure of a Ge
surface to arsenic produces a drastic change in the step structure of the Ge surface.
Subsequent exposure to Ga and growth of GaAs produces three-dimensional growth and
a high threading dislocation density at the GaAs/Ge interface. However exposure of the
Ge surface to Ga does not substantially change the Ge step structure, and subsequent
growth of GaAs is two-dimensional with little increase in threading dislocation density.
Thus a high quality semiconductor heterostructure of gallium arsenide on germanium can
be made by exposing a germanium surface in an environment substantially free of arsenic,
depositing a layer of gallium on the surface and then growing a layer of gallium arsenide.
The improved method can be employed to make a variety of optoelectronic devices such
as light-emitting diodes.
organic chemical vapor deposition
The technique of the delta-doping by metalorganic chemical vapor deposition (MOCVD)
in GaAs epitaxial layer at 7000-750 0 C is disclosed, after deposition of GaAs
heteroepitaxial buffer layer exceeding 3 pm thickness on silicon substrate.
Mesa release and deposition (MRD) method for stress relief in heteroepitaxially
grown GaAs on Si
A mesa release and deposition (MRD) method realizes stress relief in GaAs layers on Si,
useful in practical devices applications. A thin AlAs layer is incorporated in the
heteroepitaxial GaAs layer about 1 pm from the GaAs/Si interface. Mesas are etched
down to the AlAs release layer and subsequently underetched in a 5% HF-solution at
room temperature. Photoresist clamps keep the mesas in their exact position during the
underetch process which results in a self-aligned re-deposition on the substrate after resist
removal. Spatially resolved photoluminescence of GaAs on Si mesas before and after the
MRD process was used to demonstrate the stress relief. GaAs epitaxy layers are
thereafter grown on the GaAs on Si mesas. Spatially resolved photoluminescence was
used to assess the strain level in the regrown layer. In contrast to the expected shift and
splitting of the valence band of biaxially strained GaAs/Si, it was found that peak shift of
the band-to-band optical transition of the heteroepitaxial GaAs/MRD/Si to the GaAs
reference at 77K is only 4nm and no valence band splitting was observed for the regrown
layer.
A method of growing a GaAs crystalline layer on a Si substrate by means of which
mechanical stresses causing microcracks in the materials when cooled due to the
difference in their thermal coefficients are reduced and the location of the microcrack is
controlled to predetermined sites. Microcracks are deliberately induced in the GaAs layer
at locations where the operation of the ultimate electronic device created on the material
is not affected by applying to the substrate a SiO2 mask providing a deposition opening or
window for the GaAs layer, which masks defines along the opening boundary at least one
vertex in the cleavage direction of the GaAs crystals. The vertices in the mask create
notches in the periphery of the deposited layer which determines the location of any
microcracks.
III-V on Si heterostructure using a thermal strain layer
A method for producing wafers having deposited layers of III-V materials on Si or Ge/Si
substrates is disclosed. The method involves the use of multiple in situ and ex situ
annealing steps and the formation of a thermal strain layer to produce wafers having a
decreased incidence of defects and a balanced thermal strain. The wafers produced
thereby are also disclosed.
rrocess ror tne growtn or III-v group compound semiconductor crystal on a Si
substrate
In a process for the growth of III-V group compound semiconductor crystal on a Si
substrate, chloride gas of an element selected from In and Ga of III group elements and
hydride gas of an element selected from V group elements are alternately supplied into a
growing chamber to grow III-V group compound semiconductor crystal on a Si substrate.
As a result, the crystal is of a good selective growth property and of a good crystal
property.
A method for producing wafers having deposited layers of III-V materials on Si or Ge/Si
substrates is disclosed. The method involves the use of multiple in situ and ex situ
annealing steps and the formation of a thermal strain layer to produce wafers having a
decreased incidence of defects and a balanced thermal strain. The wafers produced
thereby are also disclosed.
It is a two-step process of expitaxially growing gallium arsenide on a silicon substrate. A
silicon substrate is heated to about 450' C. in a reaction chamber and arsine and
triethylgallium are introduced into the chamber. After a thin seed layer of gallium
arsenide is grown at a relatively slow rate, the silicon substrate is heated to about 6000 C.
and a thick buffer layer of gallium arsenide is grown at a relatively fast rate.
Lattice-mismatched semiconductor structures and related methods for device
fabrication
Lattice-mismatched materials having configurations that trap defects within sidewall-
containing structures is disclosed. A structure including lattice-mismatched materials, the
structure comprising: a substrate including a first crystalline material and having a top
substrate surface; a non-crystalline mask layer disposed above the substrate, the non-
crystalline mask layer having a top surface and an opening defined by sidewalls
extending from the top surface of the non-crystalline mask layer to the top substrate
surface; a second crystalline material disposed in the opening, the second crystalline
material having a lattice mismatch to the first crystalline material and a thickness
sufficient to permit a majority of defects arising from the lattice mismatch to exit the
second crystalline material at the sidewalls; and a third crystalline material disposed
above the second crystalline material and defining a junction therebetween, the junction
confining selected charge carriers to one side of the junction.
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company is known as Qualcomm CDMA Technology (QCT). QCT
is the world's largest provider of wireless chipset technology. It
powers most of the world's 3G devices.
(Source: http://www.qctconnect.com/about.html)
Anadigics pioneered the high volume high pertormanceA LNAD IG CS cost-effective GaAs ICs, enabling the wireless industry
with power amplifiers for wireless and broadband applications. The company's 6-inch
GaAs manufacturing facility uses state-of-the-art technology and manufacturing
processes to deliver high quality InGaP HBT, GaAs MESFET, and GaAs pHEMT RFIC
products.
(Source: http://ww.anadigics.com/com/company )
ANALOG ADI specializes in analog, mixed-signal, and digital signal
Dprocessing (DSP) integrated circuits (IC). It plays a fundamental role
in converting, conditioning, and processing real-world phenomena such as light, sound,
temperature, motion, and pressure into electrical signals to be used in a wide array of
electronic equipment.
(Source: http://www.analog.com/en/corporate/corporate-profile/content/index.html)
Atheros is a leading developer of semiconductor system solutions for
wireless and other network communications products. Atheros combines
its wireless and networking systems expertise with high-performanceATHEROS"
comuuNrI .oONS radio frequency (RF), mixed signal and digital semiconductor design
skills to provide highly integrated chipsets that are manufactured on low-cost, standard
complementary metal-oxide semiconductor (CMOS) processes.
(Source: http://www.atheros.com/about/index.htm )
Tt f W N L 4 f S ana iater Agnlent I echnologies, betore being spun off into a
distinct legal entity. Avago provides a range of analog, mixed-signal and optoelectronic
components and subsystems. The company's products serve four end markets: industrial
and automotive, wired networking, wireless communications, and computer peripherals.
(Source: http://www.avagotech.com/about/)
composed of multiple elements that include: gallium, arsenic, indium, and phosphorus.
(Source: http://www.axt.com/site/index.php? q=node/2 )
"*w, % 0%% Broadcom is one of the world's largest fabless semiconductor
companies. It holds over 2,600 U.S and 1,200 foreign patents, more than 7,450 additional
pending patent applications.
(Source: http://www.broadcom.com/companv/?source=top)
Conexant focuses on developing leading integrated silicon
CI solutions for broadband access and media processing
c o N E X A N T- networks. Its key semiconductor products include digital
subscriber line (DSL) and cable modem solutions, fiber optic system-on-chips, broadcast
video encoders and decoders, digital set-top box components and systems solutions, and
the company's foundation dial-up modem business.
(Source: http://www.conexant.com/conmpanv/about.html)
S a A ESMT is a memory IC design company. ESMT
initially defined itself as a provider of various memory
ICs, DRAM and flash memory for all applications. In 2005, ESMT acquired Advanic, an
analog and mixed signal design company, and extended its product line to mixed signal
devices, including audio ADC/DAC and class D amplifier.
(Source: http://www.esmt.com..tw/english/main.htm )
Elpida manufactures Dynamic Random Access Memory
E LP ID A (DRAM) silicon chips. The company provides applications
across a wide range of areas, including high-end servers,
mobile phones and digital consumer electronics.
(Source: http://www.elpida.com/en/companv/index.html )
M0• 1 j **j g r~tron is a tabless IC design and product company. The
trn T•Tc•h•ogJ, Inc. company offers cutting-edge Known-Good-Die (KGD) and
packaged ICs, which cover low-power RAMs, including SRAMs, Pseudo SRAMs and
DRAMs; DDR and SDR DRAMs, and system chips.
(Source: http://www.etron.com/CompanvOverview.php )
rrmcus~;lui s u proviuer oI emoeaaea solutions smce it was a
'" freescale"
, f e, part of Motorola 50 years ago. Its unparalleled portfolio of
power management solutions, microprocessors, microcontrollers, sensors, radio
frequency semiconductors, analog and mixed signal circuits and software technologies
are embedded in various electronic products, such as automobiles, wireless and mobile
products.
FUIT"U FMA is a wholly owned subsidiary of Fujitsu Microelectronics Limited
(FML) in Tokyo, whom parent company is Fujitsu Limited. FMA focuses on
single-chip system-LSI solutions that capitalize on Fujitsu's core competencies in
computers, communications, and semiconductors.
(Source: http://Nwww.fuiitsu.com/us/about/edevices/fma/)
('nfin n mnmeon oilers semiconauctors and system solutions for automotive,
industrial electronics, chip card and security as well as applications in
communications. Furthermore, the company offers memory products through its
subsidiary Qimonda.
(Source: http://www.infineon.com/cms/en/corporate/companv/index.html )
(Source: http://www.inpactsemicon.com/companyoverview.php )
Q t Intel is the world's largest semiconductor company. Intel is the leader of PC
microprocessors. It also makes motherboard chipsets, network cards, flash
memory, graphic chips, embedded processors, and other devices related to
communications and computing.
(Source: http://vww.intel.com/index.htni )
M A R V E L L'
local area network (WLAN) solutions, providing comprehensive set of
silicon solutions. It is also a recognized leader in silicon solutions for Ethernet switching,
routers and wireless networking.
(Source: http://www.marvell.com/compan/index.isp )
AN E 2 IT K A MTK is a leading fabless semiconductor company for
wireless communications and digital media solutions. The
company is a market leader and pioneer in cutting-edge SOC system solutions for
wireless communications, high-definition digital TV, optical storage, and high definition
DVD products.
(Source: http://www.nmediatek.com/Corporate/About MediaTek.html)
M C~ MEMC is a global leader in the manufacture and sale of
wafers and related intermediate products to theT FN C) OOGY IS SU LT ON US
semiconductor and solar industries.
(Source: http://www.memc.cor/coo-at-a-glance.asp )
broadband and communications markets; system solutions for the mobile, PC, automotive
60
and digital consumer markets; and multi-market solutions for a wide range of customer
applications.
(Source: http://wwww.necel.com/cprofile/en/index.html)
Nikko Materials supplies both InP and CdZnTe wafers forS -Nt&keMAn"nuiA,A compound semiconductor manufacturing. InP substrates are
available in 2", 3" and 4", grown using the proven method of LEC. CdZnTe substrates
are available in a wide range of sizes (typically lxlcm-5X5cm) and thicknesses.
(Source: http://www.nikkoinaterials.com/bare.html )
NXP creates semiconductors, system solutions and software that deliver better sensory
experiences in mobile phones, personal media players, TVs, set-top boxes, identification
applications, cars and a wide range of other electronic devices. It ranks number one in
manufacturing of mobile phone speakers, FM radio ICs and USB for mobile and portable
applications.
(Source: http://vww.nxp.com/profile/)
Ship pIOL, is a vCenure-DacKea iaoIess siHicon semlconauctor
*OO M company. The company is the leader in multi-core DSP.
Although this technique is generic and could in principle be used for any DSP application,
the company has stated its strategy is to focus on wireless infrastructure, in particular, the
processor for baseband processing in WiMax base stations and for femtocells.
(Source: http://www.picochip.com/co m/copan/about picochip )
Qimonda is a leading global memory supplier with a broad
:r11 diversified DRAM product portfolio. It has access to five 300mm
manufacturing sites and operates six major R&D facilities.
(Source: http://www.gimonda.com/about/profile/overview.html)
Q UALCOi/V Qualcomm is a wireless telecommunications research and
development company. It develops technologies and solutions
for the purpose of enabling key participants in the wireless value chain. CDMA
technology is Qualcomm's core competency.
(Source: http://www.qualcomm.com/index.html)
and servicing of system LSIs, including microcomputers,
logic and analog devices, discrete devices and memory products.
(Source: http://wwsw.renesas.com/finwk. jsp?cnt=company info.isp&fp=/company info)
RF rna gIc K Magic Is a developer of microtuners for digital TV.
Besides tuners, the company produces RF front-end for 2.5-2.7
ENC ROPIC GHz 802.16d fixed broadband market and channel-stackingf commubications
Sswitches for WiMax access platform. RF Magic was acquired
by Entropic Communications Inc., a specialist in network processors for coaxial-cable
home networks in 2007.
(Source: http://www.eetimes.com/news/latest/showArticle.ihtml?articlelD=1989001.73)
A . RFMD is a global leader in the design and manufacture ofR FM D high-performance RF components and compound
semiconductor technologies, providing the world's leading
wireless manufacturers the critical components that enable wireless devices to transmit
and receive signals.
(Source: http://www.rfmd.co/com/colnfoAbout.asp )
subsidiary of Samsung Group, is the world's largest electronic company, leading a wide
range of products, including DRAM, SDRAM, Flash memory, digital displays, home
electronics, mobile devices etc.
(Source: http://en.wikipedia.org/wiki/Samsung )
A EQ N Sequans is the industry leader in WiMax silicon solutions
com!m unmca onS based on IEEE 802.16 standards, delivering high
performing chips for WiMax base stations and mobile stations. It expertises in virtually
every technical discipline relevant to the development of WiMax technology: system
design, simulation, silicon, software, complex ASIC design, advanced signal processing,
MAC protocol, scheduling algorithms, and RFIC design.
(Source: http://www.sequans.com/companv/index.hp )
Iif ILZt SUS manufacturer,, selling high-flatness and large-diameters
wafer. It has met early success with strong sales of its
cutting-edge 300mm-diameter wafers and SOI wafers.
(Source: http://www.shinetsu.co.ip/e/Droduct/semicon.shtml )
Sierra Monolithics is a fabless mixed signal design company. It has
leveraged its mixed signal IC design and high-frequency
MUIONOLITHICS
communications expertise, to develop a collection of high performance optical ICs,
RFICs, and MMICs. Over time the company has honed its ability to integrate high-speed
analog and digital functionality into wireless and wired applications
(Source: http://monolithics.com/wb/pages/companyv.hpn)
occasionally using GaAs technologies. SiGe specializes in front end
radio frequency (RF) power amplifiers, front end modules (FEMs) integrating power
amplifiers (PAs), switches, filters, and low-noise amplifiers (LNAs) as well as GPS
receivers and WiMax power amplifiers.
(Source: http://wvww.sige.com/index.php/about/faq/)
ro c ~ Siltronic is a global leader in the market for ultra-pure siliconsicltsronic suti, wafers and the partner of numerous leading chip manufacturers.
Siltronic develops and manufactures wafers with diameters of
up to 300 mm at production sites in Europe, Asia and the United States.
(Source: http://,Nvwww.siltronic.com/int/en/home/index.isp )
signal semiconductors, enabling mobile connectivity. The
SKI(YWORKS"
..... .....,,,, company's power amplifiers, front-end modules and
direct conversion radios are at the heart of many handsets. The company's manufacturing
facilities includes GaAs HBT, pHEMT, MESFET wafer fabrication.
(Source: http://Aww.skyworksinc.com/about us.asp )
0Spansion was previously a joint-venture between AMD and Fujitsu.
PA S ON The company exclusively focuses on Flash memory solutions, which
have been incorporated into various electronic products.
(Source: http://www.spansion.com/about/overview/index.html)
communication, memory product group, automotive product group,
power and analog group, computer peripheral group, front end
technology and manufacturing. ST is the leading producer of application-specific analog
chips and power conversion devices. ST has a worldwide network of front-end and back-
end plants.
(Source: http://www.st.com/stonline/companv/index.htm )
"- mvIC O semiconductor industry. It supplies prime and epitaxial silicon
wafers, ranging from 100 to 300mm. It owns 12 wafer
manufacturing plants around the world.
(Source: www.sumcousa.com/)
* SUMITOMO ELECTRIC "' is a top manulacturer ot .iaAs andInP substrates and epitaxial wafers. SEI
has recently penetrated into the GaN substrate business. The company has diversified
portfolio of crystal growth technologies for both epitaxial and bulk crystal growth.
(Source: http://www.sei.co.ip/sc/histo1r e/index.html )
I' TEXAS INSTRUMENTS 11 is the world's third largest semiconductors
manufacturer, after Intel and Samsung, and it
is one of the top suppliers of cellular handsets chips, as well as the top producer of digital
signal processors (DSPs) and analog semiconductors.
(Source: http://en.wikipedia.org/wiki/Texas instruments)
TOSHIBA It is an independent operating company ownedIA by Toshiba America, Inc. (TAI), a subsidiary of
Toshiba Corporation. The company produces Flash memory, LCD panels,
microprocessors and etc.
(Source: http://www.toshiba.com/taec/about us/about us main.isp )
TriQuint
SEMICONDUCTOR
broadband communications
TriQuint supplies high-performance modules and
components for communications companies, involved in
diversified market of wireless handsets, base stations,
and military products. It has a 150mm GaAs wafer fab and a
100mm GaAs fab.
(Source: http://www.triquint.com/companv,/)
Wafer Technology Ltd is a U.K. based producer of III-V materials
w.t and epitaxy-ready substrates. Wafer Technology is a wholly owned
,AMNECHN•tLOGO subsidiary of IQE pci, the world's leading MOCVD and MBE
epitaxial wafer foundry.
(Source: httpi://www.wafertech.co.uk/companv.htm )
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-  Wavesat delivers silicon that enables customers to deploy
WUWVeS fit multiple broadband wireless technologies such as WiMax
Wave2, WiFi, and XG-PHS today and to migrate seamlessly to future 4G technologies
such as LTE.
(Source: http://www.wavesat.com/)
the design and manufacturing of three main business groups, DRAM Product Business
Group, Memory IC Manufacturing Business Group, and Flash Memory IC Business
Group. The DRAM products have made significant advances in the mobile memory
market. Its low power DRAM is designed to meet the need of portable multimedia
devices for high-performance memory with low power consumption.
(Source: http://www.winbond.com/hq/enu/aboutvinbond/conipanvr.rofile/overview.htm )
Appendix 3 Cost Model Details
Cost spreadsheet inputs
Wafer cost as a function of wafer size
Data Source: www.waferworld.com
* Estimated based on same cost per unit area
Cost spreadsheet inputs
Fabrication cost per mask level as a function of feature size and wafer size
Cost spreadsheet formulas for a two-chip discrete-packaged wireless IC
AIr-C rhB C
3 Chip area=
4 Wafer size(4", 6", 8")=
5 Feature size(180, 130, 90nm)=
mm 2
inch
nm
6 Wafer area= =(25*B4)A2*Pl()/4 mm'
7 No. of chip/wafer= =FLOOR(B6/B3,1) units
8 Wafer cost= =IF(B4=4,F7,IF(B4=6,F8,F9)) $
9 No. of masks= units
=IF(B5=180,IF(B4=4,H7,IF(B4=6,H8,H9)),IF(
10 Fabrication cost/mask= B5=130,IF(B4=4,J7,IF(B4=6,J8)9)),IF(B4=4,L $
7,IF(84=6,L8,L9))))
11 Fabrication cost= =B9*B10 $
12 Packaging cost= =B11 $
13 Testing cost= =811 $
14 Yield= -.. .
15 Total cost/wafer= =B12+B11+B8+813 $
16 Unit cost= =B15/(B7*B14) $
18 (Si chiol
19 Chip area=
20 Wafer size(8",12",18")=
21 Feature size(65, 45, 32nm)=
mm
2
inch
nm
22 Wafer area= =(25*B20)^2*PI()/4 mmz
23 No. of chip/wafer= =FLOOR(B22/B19,1) units
24 Wafer cost= =IF(B20=8,F15,1F(B20=12,F16,F17)) $
25 No. of masks= ' !1,lfl IIIII
•
! units
=IF(B21=65,IF(B20=8,H15,IF(B20=12,H16,H
26 Fabrication cost/mask= 17)),IF(B21=45,IF(B20=8,J15,IF(B20=12,J16, $
J17)),IF(B20=8,L15,IF(B20=12,L16,L17))))
27 Fabrication cost= =B26*B25 $
28 Packaging cost= =B27 $
29 Testing cost= =B27 $
!30 ! Yield= n
31 Total cost/wafer= =B28+B27+B24+B29 $
32 Unit cost= =B31/(B23*B30) $
33
34 (GaAs chip + Si chip)
35 Total unit cost= =B32+B16 $
O M .nput variable....
Cost spreadsheet formulas for SOLES single-chip wireless IC
(SOLES chip)
Area reduction=
Chip area= =(B3+B19)*(1-B39) mm2
Wafer size(8",12", 18")= inch
Wafer area= =(25*B41)A2*PI()/4 mm2
No. of chip/wafer= =FLOOR(B42/B40,1) units
Pre-wafer bonding cost= 150 $
Wafer bonding cost= 150 $
Wafer cost= =2*(IF(B41=8,F15,IF(B41=12,F16,F17))) $
No. of masks= =B9+B25-8+1 units
=AVERAGE(IF(B5=180,1F(B41=8,H9,IF(B41=
12,H10,H11)),IF(B5=130,IF(B41=8)9,1F(B41
=12,J10,J11)),IF(B41=8,L9,IF(B41=12,L10,L1
Fabrication cost/mask= 1)))), $
IF(B21=65,IF(B41=8,H15,IF(B41=12,H16,H1
7)),IF(B21=45,IF(B41=8,J15,IF(B41=12)16,J
17)),IF(B41=8,L15,IF(B41=12,L16,L17)))))
Fabrication cost= =B47*B48
Packaging cost= =B49
Testing cost= =B50 $
Yield degradation=
Yield= =B30* B14*(1-B52)
Total cost/wafer= 
-B50+B45+B44+B49+B46+B51 $
Unit cost= =B54/(B43*B53) $
SInput variable
Cost spreadsheet output for a two-chip discrete-packaged wireless IC
(With respect to reference inputs)
IGaAs chip)
Chip area=
Wafer size(4", 6", 8")=
Feature size(180, 130, 90nm)=
Wafer area=
No. of chip/wafer=-
Wafer cost=
No. of masks=
Fabrication cost/mask=
Fabrication cost=
Packaging cost=
Testing cost=
Yield=
Total cost/wafer=
Unit cost=
(Si chio)
Chip area=
Wafer size(8",12",18")=
Feature size(65, 45, 32nm)=
Wafer area=
No. of chip/wafer=
Wafer cost=
No. of masks=
Fabrication cost/mask=
Fabrication cost=
Packaging cost=
Testing cost=
Yield=
Total cost/wafer=
Unit cost=
(GaAs chip + Si chip)
Total unit cost=
nch
nm
17671.46 mm2
504 units
200.00
units
45.00 $
1125.00 $
1125.00 $
1125.00
3575.00 $
8.35 $
2
70685.83 mm2
1570 unip
90.00
90.00 $
3240.00 $
3240.00 $
3240.00 $
9810.00 $
6.58 $
1. Power amplifier
2. Transmitter & receiver
3. Switch/ attena
4. Additional: Bluetooth, Wifi, GPS etc...
III-V devices need more masks
(perhaps 1-3 more than CMOS)
no. of metalllzatlon ~ 4
It was about 75% in 2002.
Shall have been Improved after years
1. Digital b seband
2. Analog baseband
3. Flash
2 masking levels per metallization
CMOS metallization usually 8-12 levels
CMOS devices usually need 10-15 masks
Intel: $2500/wafer with 31 masks
AMD: $4320/wafer with 42 masks
Intel: Cost/mask=$80.64
AMD: Cost/mask=$102.86
Take the average : $90
It was 93% In 1991
Shall have been improved after years
14.92 $
Cost spreadsheet output for SOLES single-chip wireless IC
(With respect to reference inputs)
(SOLES chip)
Area reduction=
Chip area=
Wafer size(8",12", 18")=
Wafer area=
No. of chip/wafer=
Pre-wafer bonding cost=
Wafer bonding cost=
Wafer cost=
No. of masks=
Fabrication cost/mask=
Fabrication cost=
Packaging cost=
Testing cost=
Yield degradation=
Yield=
Total cost/wafer=
Unit cost=
Conclusion
(Chips in discrete packages)
(SOLES single chip)
64 mm2
inch SIGe growth, oxide growth
70685.83 m |
1104 is
150.00 "The AMD starting SO] wafers has a cost 3.6150.00 $ times the cost of an Epi wafer'
180.00 1$90 x 3.6 - $90 x 2= $144
54 ' ts -7 45.0 , 2 Si wafers75.00 $
4050.00 $
4050.00 $ To expose the Ge surface, need 1 mask
4050.00 $ They share the same metallization, no of
metallizations is capped at 12.
0.77
12630.00 $ III-V devices need 15-20 masksCMOS devices need 10-15 masks14.91 $. Metallization needs 16-24 masks
Cost= 14.92
Cost= 14.91
%Cost saving= 0.06%
Cost spreadsheet reference inputs
(GaAs chip)
Chip area=
Wafer size(4", 6", 8")=
Feature size(180, 130, 90nm)=
No. of masks=
Yield=
(Si chip)
Chip area=
Wafer size(8",12",18")=
Feature size(65, 45, 32nm)=
No. of masks=
Yield=
mm2
inch
nm
units
mm2
inch
nm
units
__
Yield=
(SOLES chip)
Area reduction=
Wafer size(8",12", 18")= gSLSI~~ inch
Yield degradation=
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